ABSTRACT Research on modeling of cascaded hybrid modular inverters has concentrated on conventional H-bridge topologies. In addition, research on hybrid H-bridge that gives a five-level output voltage is well documented, but a detailed analysis on how this model can be cascaded has not been researched on. This paper presents a detailed modeling analysis of a cascaded hybrid modular inverter topology. First a PWM control law is derived and used in developing a novel switching model. Derived state space equations are used in a developing generalized N-cascaded hybrid model. Simplified average models both in abc to dqo are proposed and described. Finally, small signal model computed in dq synchronous frame is developed. Feedback controller design is presented with main focus on grid voltage regulation and overall system capacitor voltage balance. A modular balance circuit is proposed for individual cell capacitor voltage. Both the MATLAB simulation and laboratory results show good performance of the proposed PWM control scheme and the accuracy of the hybrid model.
I. INTRODUCTION
The demand for high and medium power applications led to high demand in power converters. But the conventional highpower converter is a two-level output converter. This means only one switch is connected to the high voltage. This is limited by the ratings of the switches whereby most switches do not have that kind of high voltage and current ratings. This problem is solved by adopting a multilevel converter topology as a preferred choice in such applications. This important converter topology consists of an array of semiconductor devices and capacitive voltage sources. By proper connection and control, they can generate a multiple-step voltage waveform with variable and controllable frequency, phase and amplitude. The stepped waveform is synthesized by controlling the switch devices to connect the load to the different capacitive voltage sources Different multilevel structures and their associated control techniques have been developed for grid interface applications. The commonly used topologies are the high frequency and line frequency voltage source converter. Such converter structures adopt transformers whose limitations such as high cost, large and heavy in weight make the system so inefficient and unreliable [1] . Transformerless cascaded multilevel inverter is the preferred choice for grid interface applications.
Among these multilevel inverters, the Cascaded H-Bridge (CHB) has received a special attention due to its modularity and efficacy. The Neutral Point Clamped converter is most widely used in all AC high-power applications in the range of 2.3 kV to 6 kV [2] , [3] , and it is preferred for back-to-back power flow application. This is because the single DC source is split by several DC-link capacitors [4] and it requires a large number of clamping diode for unidirectional current flow, and the voltage stress across the power diode increases as much as the level increases and the redundant state is less. The flying capacitor (FC) offers more redundant state with a number of the clamping DC-link capacitor. The electrolytic capacitors have more failure rate, and its reliability is low [5] .
However, in traditional topologies, the number of output level increases with the corresponding increase in power switches, which include an increase in the installation space, gate driver circuits, and total cost of the converter. A new cascaded multicell multilevel converter topology, which may operate in both symmetric and asymmetric modes with reduced on-state switches than conventional CHB in proposed in [6] . In the symmetric configuration, the magnitude of all the dc sources should be equal and the asymmetric configuration magnitude of dc source not equal, and this can be determined by different algorithms presented in [7] . The asymmetric configuration generates a large amount of output voltage level with fewer power switches with a different voltage rating of switches. However, the asymmetric topologies required variety of dc source voltage and balancing of each dc source is difficult. The cascaded structure of new topologies is presented in [8] and [9] , in which the converters are optimized for different goals such as number of dc sources, power switches, gate driver circuits, and blocking voltage. For high-voltage applications, a new hybrid topology is proposed in [10] with reduced switch count. In the aforementioned studies, the number of maximum blocking voltage switches are four.
A general model for the conventional cascade H-bridge multilevel inverter based STATCOM application is well presented in [11] , where the general dynamics of the model in abc and dq0 co-ordinate and the derived small signal model for control analysis is well illustrated
In order to increase the voltage levels and reduce the number of clamping devices and isolated DC sources, plenty of new multilevel topologies have been proposed based on the combination of different types of multilevel topologies, which is classified as hybrid multilevel topologies.
Stacked multi-cell (SMC) converter is one of the earliest hybrid multilevel topologies [12] , [13] . It can be seen as the combination of two flying capacitor multilevel converters stacked together. Five-level active neutral-point clamped (5L-ANPC) converter is another hybrid multilevel topology which can be seen as the combination of a three-level ANPC and a two-level cell [14] - [16] . The main drawback of 5LANPC converter is the requirement of two switches connected in series to ensure all the switches withstand the same voltage stress, which may reduce the reliability of the converter. In order to increase the voltage levels of three-level NPC and FC converters and overcome their inherent drawbacks, a four-level nested neutral-point clamped (4L-NNPC) converter derived from 3L-NPC topology is proposed in [17] and a four-level hybrid-clamped converter derived from 3LFC topology is proposed in [18] and [19] . However, all these hybrid topologies are the combination of NPC converters or FC converters and difficult to realize an output of more than 5 voltage levels
In addition, efforts have been made to experimentally validate the operation of multilevel converters. In [20] the author proposes a new topology with reduced number of components, but the PWM control technique used is complex and difficult to implement. Others, a higher number of output voltage levels results in higher number of separate DC sources [21] . An experimental validation has also been done on modular multilevel inverter but the modularity of the topology is not clear and an increase in the number of cells leads to higher complexity of the PWM control strategy used [22] . For realizing higher voltage output without the aforementioned short comings, a simplified Phase shifted PWM control technique for a cascaded 9-level hybrid modular inverter has been proposed. For DC-bus capacitor voltage control, a new, balance circuit is proposed. Because of its modularity, it is simple and can be easily incorporated in cascaded inverter model with any number of levels. Detailed simulation results are presented to validate the proper working of the controller. Finally, a scaled down cascaded 9-level hybrid modular inverter hardware is implemented. Both the MATLAB simulation and laboratory results show the good performance of the proposed PWM control scheme and the accuracy of the hybrid model
In addition to new Phase shifted PWM control, this paper outlines a detailed modeling, control and development of a cascaded hybrid modular inverter with an intention of documenting a standard prototype for further analysis, control and industrial applications.
II. OPERATION OF THE CASCADED HYRID INVERTER AS GRID INTERFACE
The main circuit configuration of grid interface system based on cascaded hybrid modular inverter is shown in Fig.1 . The building block of the proposed topology consists of N-level cascaded hybrid cells, grid filters, DC capacitors, feedback control loops and grid. However, for a 9-level output, two cells are cascaded together and the inverter phase voltage V an is the sum of the two cascaded cells, i.e.
(1)
V 01 and V 02 each being the output of one cell of the model, V 01 consist of two legs each of which gives three different voltage levels +Vdc, 0, and -Vdc. the three level outputs from both legs of the NPC PWM inverter can be combined to achieve a five-level PWM output [3] . Two cells cascaded together (i.e. V 01 and V 02 ) with proposed phase shifted PWM technique, gives a nine-level PWM output is achieved. The number of separate DC sources for N cascaded cells is given by:
III. MODELING AND ANALYSIS
Cascaded hybrid modular inverters both in average and linearized small signal models are required in order to design a proper controller for grid interface systems. Research has already been done on conventional cascaded H-bridge multilevel converter for STATCOM application [11] , In the research documented, the general dynamics of the model in abc and dqo co-ordinate and the derived small signal model for control analysis is explained. Based on the same approach, a model for the proposed hybrid cascaded converter is developed. Because of the modularity of the topology, one cell is used for analysis. VOLUME 6, 2018 FIGURE 1. Grid Interface system based on proposed cascaded hybrid modular inverter model.
A. SYSTEM DESCRIPTION AND DEVELOPMENT OF SWITCHING MODEL
The switching control technique of the model is well researched and documented in [23] and [24] , and adopted here for completeness. For proper operation and working of the inverter model, the top and bottom power switches in each inverter leg should not be ON at the same time. This can be mathematically expressed as;
Where i = 1, 2. Let's define the switch operator as: 
Combining equations 3-7, and taking Ka, and Kb, as switching functions for Leg a and b respectively, the combined switching function for one cell of the inverter model is given by:
Hence the voltage V 01 generated by the one cell inverter is given by:
Equations (3 -9) , are combined to derive the switching states of one cell of the inverter model. This combination gives the output V o1 as in equation 9, and the states are as shown in Table 1 . This clearly indicates that there are 8 valid switching states for a one cell of the model which gives a fivelevel output
The control law derived above is utilized in this part to develop a new standard inverter model. Figure 2 shows a 5-level one cell inverter model. For proper working of the model, the dc parameters (V 1 and V 2 ) and the ac parameters (V 01 and I f ) are combined by the equation given by:
B. DEVELOPMENT OF THE AVERAGE MODELS
Model development of any power converter starts with average model which is achieved by averaging the switching function in one switching cycle. Let K be the control function, assuming V 1 = V 2 as given in Fig. 2 and zero neutral point current. K will be:
Hence the average operator is given by:
Where δ is the duty cycle. Using the switching model in Fig.2 and assuming constant dc parameters in one switching period, the detailed control equations adopted from equation 10 that combines DC and AC parameters is given in (13) . Equation (14) , describes the dynamic operation of the coupling inductor connecting the cascaded inverter with the grid model. Where x is phase a, b or c
Using the current nodal equation, the DC current equations for the capacitors C 1 and C 2 of Fig. 2 are given by:
FIGURE 2. Simplified model of a five level cell converter.
Combining equations (14) and (15) a simplified equation that gives a complete dynamic behaviour of the grid connected model is given by (16) . Equation (16) is used to achieve a generalized model of the N-level cascaded inverter for grid interface in abc co-ordinate as shown in Fig. 3 . As can be seen from Fig. 3 , the model is too complex to develop the required control strategy, thus for further simplification, conditions 1-3 are assumed to be valid:
for z = p, 0 or n and x = a, b, c, on the DC side and δ hx = δ hx1 = δ hx2 = δ hxN , for h = 1 0r 2. Using conditions 1-3, a simplified grid connected model developed in abc is given as Fig. 4 . Equation (17), as shown at the bottom of this page, 
C. AVERAGE MODEL IN DQ0 COORDINATES
Modelling of the system in dq0 reference frame is more suitable for analyzing and designing the control system for linear time invariant systems. Hence conversion of model from abc to dq0 is necessary. The transformation matrix T employed in the transformation of the model equations from abcdq0 is defined by equation (17) . The averaged differential equations derived by multiplying both sides of equation (16) by transformation matrix T are given by (18) and (19) . Finally using state space technique, state space matrix derived from differential equations (18) and (19) is given by (20) where [G] in (21) is the coupling matrix of the currents in d and q -axis. The coupling matrix is the by product of transformation from the abc -coordinate to dqo -coordinate. A simplified average model for the cascaded hybrid model for grid interface in dq0 coordinates developed from equation (20) is as shown in Fig. 5 i
VOLUME 6, 2018 FIGURE 4. Simplified grid connected system in abc coordinates.
D. SMALL SIGNAL ANALYSIS
Modeling of traditional cascaded H-bridge inverter is already documented [11] . However modeling and hence realization of small signal models for the proposed cascaded hybrid modular inverter especially for grid interface application has not been researched on. Small signal model is developed by linearising all the variables in equation (20) around the quiescent operating point. This analysis is necessary in the design and development of linear controllers and also for analysing stability of the system. Assuming that δ = D+δ and using average model equation in (20) , small signal differential equations are derived as given by equations (23) and (24) . Using state space technique, state space matrix given by (25) is derived from equations (23) and (24) . A simplified small signal model for the cascaded hybrid modular inverter for grid connected system in dq0 coordinates is developed from equation (25) and is as shown in Fig. 6 . (25) E. System transfer functions
The equivalent small signal circuit model developed in the previous section is used for deriving the transfer functions of the converter. The analysis is done in frequency domain by converting equation (23) and (24) Fig. 7 . Because of the space limit, bode plot analysis using the transfer functions is not covered.
IV. CONTROL ANALYSIS AND DESIGN A. PWM CONTROL
A new and simplified phase shifted PWM technique is developed. Direct PWM control of the both positive and negative legs of one cell is complex and hence the paper use principle of decomposition where the model is assumed to be made up of two cascaded cells with 4 independent legs and each gives 3-level output [25] . The connection of Leg a and b as given in Fig. 1 is in such a way that they share the same DC VOLUME 6, 2018 capacitor voltage. Considering the PWM control technique given in Fig. 8 , the upper part which is for one cell gives 5 -level output and similarly the lower part gives 5-level output, when two are cascaded together and with application of the proposed phase shifted PWM technique a 9-level output is achieved. The development of this improved phase shifted PWM technique based on double Fourier transform is well documented [26] . In order to investigate the harmonic characteristic of the developed PWM strategy, the inverter model was built In addition, other control techniques to be tested on the model are; the grid synchronization using the Phase Locked Loop (PLL); the current reference tracking mechanism; the lower and upper capacitor voltage balance technique (V 1 and V 2 ), voltage balance technique between the cells and superior performance of the dc voltage balance strategy with varying loads and dc sources.
C. CAPACITOR VOLTAGE CONTROL
Several voltage balancing techniques are proposed in literature [27] , [28] . Under steady state, V 1 of upper capacitor and V 2 of lower capacitor as shown in Fig. 1 are equal thus charging current I dc is symmetrical and current drawn from the neutral point over modulating cycle is zero. Balancing of DC capacitors is by PWM techniques, but during disturbance or when there is an imbalance in the switching strategy, a non-zero neutral current is present and thus charging and discharging of C 1 and C 2 is not equal.
In order to mitigate the unbalance problems and limitations caused by other balancing techniques, this thesis proposes VOLUME 6, 2018 a balance circuit based on clamping bridge topology as shown in Fig. 12 The capacitor equalization balance bridge circuit technique has many advantages such as equalization efficiency, independent of the load power factor, independent of modulation depth and independent of the capacitor voltages V 1 and V 2 . Using Fig. 12 , the model of the intermediate filter is defined by equation (26) More importantly the scheme has modular design approach, which means it can be scaled up and be used to balance capacitor voltage for any output voltage level of the inverter. It equalizes the cells-voltage locally by two consecutive super capacitors, using a structure of buck-boost converter for each pair of super capacitors. The balancing is realized as soon as a difference of cellsvoltage appears: the extra energy of super capacitor C 2 is stored firstly in the inductor (L = 0.5 µH), then transferred to super capacitor C 1 using a switch with higher frequency (f = 10 kHz) and duty cycle (50%).
To validate the performance of the proposed small signal model in section 3 and the devised control scheme, a simulation model is developed in MATLAB/SIMULINK with all components selected as designed in [20] . The parameters of the system designed are as shown in Tables 2 and 3 . The proposed small signal model was tested by carrying out several simulations under various operating conditions. Fig. 13 shows the grid current, it can be seen that a sinusoidal grid voltage that is phase with grid current was achieved by adopting the proposed feedback control technique. This means maximum active power injection into the grid at unit power factor.
Output Fig. 16 (a) . after perturbation it is shown that V 1 and V 2 equalizes again in less than 0.03sec., and the DC capacitor voltages V dc1 and V dc2 in (b) tracks each other shortly after disturbance at t = 0.08s; this is an indication of a well designed voltage controller with fast response.
When the system load is suddenly increased at t = 0.05sec, the inverter output voltage is increased making it larger than the grid voltage and thus active power is supplied to the network as shown in Fig. 17(a) . This clearly indicates that there is no change in reactive power as it remains at zero and hence maximum active power transfer from the dc source. The sudden change in load given in Fig. 17(a) also affects the grid voltage and current but with proper designed feedback controller the grid current is regulated to be in phase with the grid voltage after t = 0.08 sec as shown in Fig. 17(b) . There is also good tracking of the d-q reference grid current as shown in fig. 17 (c) and (d) and finally the reactive power output as given in Fig. 17(a) , is realized by setting i qref = 0 in 17(d).
V. EXPERIMENTAL ANALYSIS A. A HARDWARE CIRCUITS AND THEIR RESULTS
After evaluating the performance of a 9-level cascaded hybrid modular inverter model in MATLAB, it is essential to experimentally validate the simulation results using a scaled down prototype. Only one phase of the model is used for The rating of this is model is 12V DC giving an AC output of 10 V as shown in Fig. 21 . The rating of the inverter when it will be finally developed and connected to small step up transformer is 220 V AC and 3KW. The overall structure of the prototype converter consists of: a control board which houses a PIC18F4550 + 40 pin socket as controller, two cascaded cells of the hybrid modular inverter each consisting of; 12 V DC supply, transistors (N-channel IRFZ44V), over voltage devices (Zener diodes), gate drivers (an opto -coupler [PC925L]), 7912 (−) and 7812(+) regulators, DC Capacitors and the 3kÙ resistor as load. As can be seen in Fig. 18 , each cell has two legs connected back to back and the, hardware prototype includes 8 switches per cell, thus 16 switches for two cells. Output of the inverter terminal is connected to R load. The control technique implemented in the system is Phase shifted PWM. The PIC-microcontroller is specially developed for the generation of sinusoidal PWM pulses that are used to control the 16 transistors of the model. This is achieved by comparing two signals (reference sine wave of 50 Hz from the lookup table and carrier saw tooth waveform of 1 kHz). The output from the comparator is used in two of the ports of the microcontroller (RB and RD) each having 8 pins. A lapse of time is created between data delivered to the two ports and thus dead time is automatically created without resorting to developing a dead time controller C. EXPERIMENTAL SETUP AND RESULTS Fig. 19 is the experimental setup of the prototype system. This was tested at realistic power levels in the laboratory to prove the abilities of the cascaded 9 -level hybrid modular inverter model to generate multilevel output voltages. 100 MHz Tektronix scope (TPS 2024) 4 channel digital storage oscilloscope is used to measure the experimental results. The experiential analysis was conducted on the inverter model with a resistive load of 3k and a DC supply of 12V. When the two legs were combined together with the proposed PWM control technique, a five-level output with its spectrum was obtained for one cell as shown in Fig. 20(a) and (b), this is similar to simulation result of Fig. 9 (a) and (b). Finally, when the two cells were cascaded and the proposed Phase shifted PWM technique applied, a 9-level voltage waveform with its associated spectrum is shown in Fig. 21 (a) and (b) . Comparison of these experimental results with the simulated result of Fig. 10(a) and (b) reveals insignificant differences. And finally, the designed filters of section 4 were experimentally tested and the result of the output voltage was a good sinusoid as can be seen in Fig. 22 .
VI. CONCLUSION
This paper has clearly indicated that with proper modeling techniques of the multilevel converter, the dynamic behavior and feedback control strategy for the model can be easily determined. The feedback controller has proved to be robust with proper reference tracking of grid current and fast response to any changes in the load and DC voltage. This has ensured maximum active power injection to the grid at unity power factor. The DC voltage balance designed is superior and modular; hence it can be applied to an inverter with any number of levels.
To validate the simulation results on the developed phase shifted PWM strategy, a prototype 9-level hybrid model was practically implemented. The experimental analysis was carried out on open loop on both one cell and two cascaded cells. The experimental results achieved were similar to the MATLAB simulation results, proving the accuracy of the designed and developed prototype and the PWM control technique.
